|
#define | BOARD_KAKUTE_F7 |
|
#define | BOARD_NAME "HOLYBRO KAKUTE F7" |
|
#define | STM32_HSECLK 8000000U |
|
#define | STM32_LSECLK 32768U |
|
#define | STM32_LSEDRV (3U << 3U) |
|
#define | STM32_VDD 300U |
|
#define | STM32F745xx |
|
#define | UART4_TX 0U |
|
#define | UART4_RX 1U |
|
#define | LED1 2U |
|
#define | S6 3U |
|
#define | SDCARD_CS 4U |
|
#define | SPI1_SCK 5U |
|
#define | SPI1_MISO 6U |
|
#define | SPI1_MOSI 7U |
|
#define | PA08 8U |
|
#define | UART1_TX 9U |
|
#define | UART1_RX 10U |
|
#define | OTG_FS_DM 11U |
|
#define | OTG_FS_DP 12U |
|
#define | SWDIO 13U |
|
#define | SWCLK 14U |
|
#define | PA15 15U |
|
#define | S4 0U |
|
#define | S1 1U |
|
#define | PB02 2U |
|
#define | PB03 3U |
|
#define | PB04 4U |
|
#define | PB05 5U |
|
#define | I2C1_SCL 6U |
|
#define | I2C1_SDA 7U |
|
#define | PB08 8U |
|
#define | PB09 9U |
|
#define | UART3_TX 10U |
|
#define | UART3_RX 11U |
|
#define | OSD_CS 12U |
|
#define | SPI2_SCK 13U |
|
#define | SPI2_MISO 14U |
|
#define | SPI2_MOSI 15U |
|
#define | PC00 0U |
|
#define | PC01 1U |
|
#define | CURRENT_MEAS 2U |
|
#define | VBAT_MEAS 3U |
|
#define | PC04 4U |
|
#define | RSSI 5U |
|
#define | RC2 6U |
|
#define | RC1 7U |
|
#define | PC08 8U |
|
#define | S5 9U |
|
#define | PC10 10U |
|
#define | PC11 11U |
|
#define | PC12 12U |
|
#define | PC13 13U |
|
#define | OSC32_IN 14U |
|
#define | OSC32_OUT 15U |
|
#define | PD00 0U |
|
#define | PD01 1U |
|
#define | PD02 2U |
|
#define | PD03 3U |
|
#define | PD04 4U |
|
#define | UART2_TX 5U |
|
#define | UART2_RX 6U |
|
#define | PD07 7U |
|
#define | PD08 8U |
|
#define | PD09 9U |
|
#define | PD10 10U |
|
#define | PD11 11U |
|
#define | PD12 12U |
|
#define | PD13 13U |
|
#define | PD14 14U |
|
#define | BUZZER 15U |
|
#define | PE00 0U |
|
#define | PE01 1U |
|
#define | SPI4_CLK 2U |
|
#define | PE03 3U |
|
#define | IMU_CS 4U |
|
#define | SPI4_MISO 5U |
|
#define | SPI4_MOSI 6U |
|
#define | UART7_RX 7U |
|
#define | UART7_TX 8U |
|
#define | S2 9U |
|
#define | PE10 10U |
|
#define | S3 11U |
|
#define | PE12 12U |
|
#define | PE13 13U |
|
#define | PE14 14U |
|
#define | PE15 15U |
|
#define | PF00 0U |
|
#define | PF01 1U |
|
#define | PF02 2U |
|
#define | PF03 3U |
|
#define | PF04 4U |
|
#define | PF05 5U |
|
#define | PF06 6U |
|
#define | PF07 7U |
|
#define | PF08 8U |
|
#define | PF09 9U |
|
#define | PF10 10U |
|
#define | PF11 11U |
|
#define | PF12 12U |
|
#define | PF13 13U |
|
#define | PF14 14U |
|
#define | PF15 15U |
|
#define | PG00 0U |
|
#define | PG01 1U |
|
#define | PG02 2U |
|
#define | PG03 3U |
|
#define | PG04 4U |
|
#define | PG05 5U |
|
#define | PG06 6U |
|
#define | PG07 7U |
|
#define | PG08 8U |
|
#define | PG09 9U |
|
#define | PG10 10U |
|
#define | PG11 11U |
|
#define | PG12 12U |
|
#define | PG13 13U |
|
#define | PG14 14U |
|
#define | PG15 15U |
|
#define | OSC_IN 0U |
|
#define | OSC_OUT 1U |
|
#define | PH02 2U |
|
#define | PH03 3U |
|
#define | PH04 4U |
|
#define | PH05 5U |
|
#define | PH06 6U |
|
#define | PH07 7U |
|
#define | PH08 8U |
|
#define | PH09 9U |
|
#define | PH10 10U |
|
#define | PH11 11U |
|
#define | PH12 12U |
|
#define | PH13 13U |
|
#define | PH14 14U |
|
#define | PH15 15U |
|
#define | PI00 0U |
|
#define | PI01 1U |
|
#define | PI02 2U |
|
#define | PI03 3U |
|
#define | PI04 4U |
|
#define | PI05 5U |
|
#define | PI06 6U |
|
#define | PI07 7U |
|
#define | PI08 8U |
|
#define | PI09 9U |
|
#define | PI10 10U |
|
#define | PI11 11U |
|
#define | PI12 12U |
|
#define | PI13 13U |
|
#define | PI14 14U |
|
#define | PI15 15U |
|
#define | PJ00 0U |
|
#define | PJ01 1U |
|
#define | PJ02 2U |
|
#define | PJ03 3U |
|
#define | PJ04 4U |
|
#define | PJ05 5U |
|
#define | PJ06 6U |
|
#define | PJ07 7U |
|
#define | PJ08 8U |
|
#define | PJ09 9U |
|
#define | PJ10 10U |
|
#define | PJ11 11U |
|
#define | PJ12 12U |
|
#define | PJ13 13U |
|
#define | PJ14 14U |
|
#define | PJ15 15U |
|
#define | PK00 0U |
|
#define | PK01 1U |
|
#define | PK02 2U |
|
#define | PK03 3U |
|
#define | PK04 4U |
|
#define | PK05 5U |
|
#define | PK06 6U |
|
#define | PK07 7U |
|
#define | PK08 8U |
|
#define | PK09 9U |
|
#define | PK10 10U |
|
#define | PK11 11U |
|
#define | PK12 12U |
|
#define | PK13 13U |
|
#define | PK14 14U |
|
#define | PK15 15U |
|
#define | LINE_UART4_TX PAL_LINE(GPIOA, 0U) |
|
#define | LINE_UART4_RX PAL_LINE(GPIOA, 1U) |
|
#define | LINE_LED1 PAL_LINE(GPIOA, 2U) |
|
#define | LINE_S6 PAL_LINE(GPIOA, 3U) |
|
#define | LINE_SDCARD_CS PAL_LINE(GPIOA, 4U) |
|
#define | LINE_SPI1_SCK PAL_LINE(GPIOA, 5U) |
|
#define | LINE_SPI1_MISO PAL_LINE(GPIOA, 6U) |
|
#define | LINE_SPI1_MOSI PAL_LINE(GPIOA, 7U) |
|
#define | LINE_UART1_TX PAL_LINE(GPIOA, 9U) |
|
#define | LINE_UART1_RX PAL_LINE(GPIOA, 10U) |
|
#define | LINE_OTG_FS_DM PAL_LINE(GPIOA, 11U) |
|
#define | LINE_OTG_FS_DP PAL_LINE(GPIOA, 12U) |
|
#define | LINE_SWDIO PAL_LINE(GPIOA, 13U) |
|
#define | LINE_SWCLK PAL_LINE(GPIOA, 14U) |
|
#define | LINE_S4 PAL_LINE(GPIOB, 0U) |
|
#define | LINE_S1 PAL_LINE(GPIOB, 1U) |
|
#define | LINE_I2C1_SCL PAL_LINE(GPIOB, 6U) |
|
#define | LINE_I2C1_SDA PAL_LINE(GPIOB, 7U) |
|
#define | LINE_UART3_TX PAL_LINE(GPIOB, 10U) |
|
#define | LINE_UART3_RX PAL_LINE(GPIOB, 11U) |
|
#define | LINE_OSD_CS PAL_LINE(GPIOB, 12U) |
|
#define | LINE_SPI2_SCK PAL_LINE(GPIOB, 13U) |
|
#define | LINE_SPI2_MISO PAL_LINE(GPIOB, 14U) |
|
#define | LINE_SPI2_MOSI PAL_LINE(GPIOB, 15U) |
|
#define | LINE_CURRENT_MEAS PAL_LINE(GPIOC, 2U) |
|
#define | LINE_VBAT_MEAS PAL_LINE(GPIOC, 3U) |
|
#define | LINE_RSSI PAL_LINE(GPIOC, 5U) |
|
#define | LINE_RC2 PAL_LINE(GPIOC, 6U) |
|
#define | LINE_RC1 PAL_LINE(GPIOC, 7U) |
|
#define | LINE_S5 PAL_LINE(GPIOC, 9U) |
|
#define | LINE_OSC32_IN PAL_LINE(GPIOC, 14U) |
|
#define | LINE_OSC32_OUT PAL_LINE(GPIOC, 15U) |
|
#define | LINE_UART2_TX PAL_LINE(GPIOD, 5U) |
|
#define | LINE_UART2_RX PAL_LINE(GPIOD, 6U) |
|
#define | LINE_BUZZER PAL_LINE(GPIOD, 15U) |
|
#define | LINE_SPI4_CLK PAL_LINE(GPIOE, 2U) |
|
#define | LINE_IMU_CS PAL_LINE(GPIOE, 4U) |
|
#define | LINE_SPI4_MISO PAL_LINE(GPIOE, 5U) |
|
#define | LINE_SPI4_MOSI PAL_LINE(GPIOE, 6U) |
|
#define | LINE_UART7_RX PAL_LINE(GPIOE, 7U) |
|
#define | LINE_UART7_TX PAL_LINE(GPIOE, 8U) |
|
#define | LINE_S2 PAL_LINE(GPIOE, 9U) |
|
#define | LINE_S3 PAL_LINE(GPIOE, 11U) |
|
#define | LINE_OSC_IN PAL_LINE(GPIOH, 0U) |
|
#define | LINE_OSC_OUT PAL_LINE(GPIOH, 1U) |
|
#define | PIN_MODE_INPUT(n) (0U << ((n) * 2U)) |
|
#define | PIN_MODE_OUTPUT(n) (1U << ((n) * 2U)) |
|
#define | PIN_MODE_ALTERNATE(n) (2U << ((n) * 2U)) |
|
#define | PIN_MODE_ANALOG(n) (3U << ((n) * 2U)) |
|
#define | PIN_ODR_LEVEL_LOW(n) (0U << (n)) |
|
#define | PIN_ODR_LEVEL_HIGH(n) (1U << (n)) |
|
#define | PIN_OTYPE_PUSHPULL(n) (0U << (n)) |
|
#define | PIN_OTYPE_OPENDRAIN(n) (1U << (n)) |
|
#define | PIN_OSPEED_SPEED_VERYLOW(n) (0U << ((n) * 2U)) |
|
#define | PIN_OSPEED_SPEED_LOW(n) (1U << ((n) * 2U)) |
|
#define | PIN_OSPEED_SPEED_MEDIUM(n) (2U << ((n) * 2U)) |
|
#define | PIN_OSPEED_SPEED_HIGH(n) (3U << ((n) * 2U)) |
|
#define | PIN_PUPDR_FLOATING(n) (0U << ((n) * 2U)) |
|
#define | PIN_PUPDR_PULLUP(n) (1U << ((n) * 2U)) |
|
#define | PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2U)) |
|
#define | PIN_AFIO_AF(n, v) ((v) << (((n) % 8U) * 4U)) |
|
#define | VAL_GPIOA_MODER |
|
#define | VAL_GPIOA_OTYPER |
|
#define | VAL_GPIOA_OSPEEDR |
|
#define | VAL_GPIOA_PUPDR |
|
#define | VAL_GPIOA_ODR |
|
#define | VAL_GPIOA_AFRL |
|
#define | VAL_GPIOA_AFRH |
|
#define | VAL_GPIOB_MODER |
|
#define | VAL_GPIOB_OTYPER |
|
#define | VAL_GPIOB_OSPEEDR |
|
#define | VAL_GPIOB_PUPDR |
|
#define | VAL_GPIOB_ODR |
|
#define | VAL_GPIOB_AFRL |
|
#define | VAL_GPIOB_AFRH |
|
#define | VAL_GPIOC_MODER |
|
#define | VAL_GPIOC_OTYPER |
|
#define | VAL_GPIOC_OSPEEDR |
|
#define | VAL_GPIOC_PUPDR |
|
#define | VAL_GPIOC_ODR |
|
#define | VAL_GPIOC_AFRL |
|
#define | VAL_GPIOC_AFRH |
|
#define | VAL_GPIOD_MODER |
|
#define | VAL_GPIOD_OTYPER |
|
#define | VAL_GPIOD_OSPEEDR |
|
#define | VAL_GPIOD_PUPDR |
|
#define | VAL_GPIOD_ODR |
|
#define | VAL_GPIOD_AFRL |
|
#define | VAL_GPIOD_AFRH |
|
#define | VAL_GPIOE_MODER |
|
#define | VAL_GPIOE_OTYPER |
|
#define | VAL_GPIOE_OSPEEDR |
|
#define | VAL_GPIOE_PUPDR |
|
#define | VAL_GPIOE_ODR |
|
#define | VAL_GPIOE_AFRL |
|
#define | VAL_GPIOE_AFRH |
|
#define | VAL_GPIOF_MODER |
|
#define | VAL_GPIOF_OTYPER |
|
#define | VAL_GPIOF_OSPEEDR |
|
#define | VAL_GPIOF_PUPDR |
|
#define | VAL_GPIOF_ODR |
|
#define | VAL_GPIOF_AFRL |
|
#define | VAL_GPIOF_AFRH |
|
#define | VAL_GPIOG_MODER |
|
#define | VAL_GPIOG_OTYPER |
|
#define | VAL_GPIOG_OSPEEDR |
|
#define | VAL_GPIOG_PUPDR |
|
#define | VAL_GPIOG_ODR |
|
#define | VAL_GPIOG_AFRL |
|
#define | VAL_GPIOG_AFRH |
|
#define | VAL_GPIOH_MODER |
|
#define | VAL_GPIOH_OTYPER |
|
#define | VAL_GPIOH_OSPEEDR |
|
#define | VAL_GPIOH_PUPDR |
|
#define | VAL_GPIOH_ODR |
|
#define | VAL_GPIOH_AFRL |
|
#define | VAL_GPIOH_AFRH |
|
#define | VAL_GPIOI_MODER |
|
#define | VAL_GPIOI_OTYPER |
|
#define | VAL_GPIOI_OSPEEDR |
|
#define | VAL_GPIOI_PUPDR |
|
#define | VAL_GPIOI_ODR |
|
#define | VAL_GPIOI_AFRL |
|
#define | VAL_GPIOI_AFRH |
|
#define | VAL_GPIOJ_MODER |
|
#define | VAL_GPIOJ_OTYPER |
|
#define | VAL_GPIOJ_OSPEEDR |
|
#define | VAL_GPIOJ_PUPDR |
|
#define | VAL_GPIOJ_ODR |
|
#define | VAL_GPIOJ_AFRL |
|
#define | VAL_GPIOJ_AFRH |
|
#define | VAL_GPIOK_MODER |
|
#define | VAL_GPIOK_OTYPER |
|
#define | VAL_GPIOK_OSPEEDR |
|
#define | VAL_GPIOK_PUPDR |
|
#define | VAL_GPIOK_ODR |
|
#define | VAL_GPIOK_AFRL |
|
#define | VAL_GPIOK_AFRH |
|
#define | AF_UART4_TX 8U |
|
#define | AF_LINE_UART4_TX 8U |
|
#define | AF_UART4_RX 8U |
|
#define | AF_LINE_UART4_RX 8U |
|
#define | AF_S6 2U |
|
#define | AF_LINE_S6 2U |
|
#define | AF_SPI1_SCK 5U |
|
#define | AF_LINE_SPI1_SCK 5U |
|
#define | AF_SPI1_MISO 5U |
|
#define | AF_LINE_SPI1_MISO 5U |
|
#define | AF_SPI1_MOSI 5U |
|
#define | AF_LINE_SPI1_MOSI 5U |
|
#define | AF_UART1_TX 7U |
|
#define | AF_LINE_UART1_TX 7U |
|
#define | AF_UART1_RX 7U |
|
#define | AF_LINE_UART1_RX 7U |
|
#define | AF_OTG_FS_DM 10U |
|
#define | AF_LINE_OTG_FS_DM 10U |
|
#define | AF_OTG_FS_DP 10U |
|
#define | AF_LINE_OTG_FS_DP 10U |
|
#define | AF_SWDIO 0U |
|
#define | AF_LINE_SWDIO 0U |
|
#define | AF_SWCLK 0U |
|
#define | AF_LINE_SWCLK 0U |
|
#define | AF_S4 2U |
|
#define | AF_LINE_S4 2U |
|
#define | AF_S1 1U |
|
#define | AF_LINE_S1 1U |
|
#define | AF_I2C1_SCL 4U |
|
#define | AF_LINE_I2C1_SCL 4U |
|
#define | AF_I2C1_SDA 4U |
|
#define | AF_LINE_I2C1_SDA 4U |
|
#define | AF_UART3_TX 7U |
|
#define | AF_LINE_UART3_TX 7U |
|
#define | AF_UART3_RX 7U |
|
#define | AF_LINE_UART3_RX 7U |
|
#define | AF_SPI2_SCK 5U |
|
#define | AF_LINE_SPI2_SCK 5U |
|
#define | AF_SPI2_MISO 5U |
|
#define | AF_LINE_SPI2_MISO 5U |
|
#define | AF_SPI2_MOSI 5U |
|
#define | AF_LINE_SPI2_MOSI 5U |
|
#define | AF_S5 2U |
|
#define | AF_LINE_S5 2U |
|
#define | AF_OSC32_IN 0U |
|
#define | AF_LINE_OSC32_IN 0U |
|
#define | AF_OSC32_OUT 0U |
|
#define | AF_LINE_OSC32_OUT 0U |
|
#define | AF_UART2_TX 7U |
|
#define | AF_LINE_UART2_TX 7U |
|
#define | AF_UART2_RX 7U |
|
#define | AF_LINE_UART2_RX 7U |
|
#define | AF_BUZZER 2U |
|
#define | AF_LINE_BUZZER 2U |
|
#define | AF_SPI4_CLK 5U |
|
#define | AF_LINE_SPI4_CLK 5U |
|
#define | AF_SPI4_MISO 5U |
|
#define | AF_LINE_SPI4_MISO 5U |
|
#define | AF_SPI4_MOSI 5U |
|
#define | AF_LINE_SPI4_MOSI 5U |
|
#define | AF_UART7_RX 8U |
|
#define | AF_LINE_UART7_RX 8U |
|
#define | AF_UART7_TX 8U |
|
#define | AF_LINE_UART7_TX 8U |
|
#define | AF_S2 1U |
|
#define | AF_LINE_S2 1U |
|
#define | AF_S3 1U |
|
#define | AF_LINE_S3 1U |
|
#define | AF_OSC_IN 0U |
|
#define | AF_LINE_OSC_IN 0U |
|
#define | AF_OSC_OUT 0U |
|
#define | AF_LINE_OSC_OUT 0U |
|
#define | S6_TIM 5 |
|
#define | S6_TIM_FN CH |
|
#define | S6_TIM_CH 4 |
|
#define | S6_TIM_AF 2 |
|
#define | S4_TIM 3 |
|
#define | S4_TIM_FN CH |
|
#define | S4_TIM_CH 3 |
|
#define | S4_TIM_AF 2 |
|
#define | S1_TIM 1 |
|
#define | S1_TIM_FN CH |
|
#define | S1_TIM_CH 3 |
|
#define | S1_TIM_AF 1 |
|
#define | CURRENT_MEAS_ADC 1 |
|
#define | CURRENT_MEAS_ADC_FN IN |
|
#define | CURRENT_MEAS_ADC_IN 12 |
|
#define | VBAT_MEAS_ADC 1 |
|
#define | VBAT_MEAS_ADC_FN IN |
|
#define | VBAT_MEAS_ADC_IN 13 |
|
#define | RSSI_ADC 1 |
|
#define | RSSI_ADC_FN IN |
|
#define | RSSI_ADC_IN 15 |
|
#define | RC2_TIM 8 |
|
#define | RC2_TIM_FN CH |
|
#define | RC2_TIM_CH 1 |
|
#define | RC2_TIM_AF 3 |
|
#define | RC2_USART 6 |
|
#define | RC2_USART_FN TX |
|
#define | RC2_USART_AF 8 |
|
#define | RC1_TIM 3 |
|
#define | RC1_TIM_FN CH |
|
#define | RC1_TIM_CH 2 |
|
#define | RC1_TIM_AF 2 |
|
#define | RC1_USART 6 |
|
#define | RC1_USART_FN RX |
|
#define | RC1_USART_AF 8 |
|
#define | S5_TIM 3 |
|
#define | S5_TIM_FN CH |
|
#define | S5_TIM_CH 4 |
|
#define | S5_TIM_AF 2 |
|
#define | BUZZER_TIM 4 |
|
#define | BUZZER_TIM_FN CH |
|
#define | BUZZER_TIM_CH 4 |
|
#define | BUZZER_TIM_AF 2 |
|
#define | S2_TIM 1 |
|
#define | S2_TIM_FN CH |
|
#define | S2_TIM_CH 1 |
|
#define | S2_TIM_AF 1 |
|
#define | S3_TIM 1 |
|
#define | S3_TIM_FN CH |
|
#define | S3_TIM_CH 2 |
|
#define | S3_TIM_AF 1 |
|
#define | BOARD_GROUP_DECLFOREACH(line, group) |
|
#define | BOARD_GROUP_FOREACH(line, group) for (ioline_t i=0, line = group ## _ARRAY[i]; (i < group ## _SIZE) && (line = group ## _ARRAY[i]); i++) |
|
#define | BOARD_GROUP_DECLFOR(array, index, group) |
|
#define | BOARD_GROUP_FOR(array, index, group) for (ioline_t index=0, *array = (ioline_t *) group ## _ARRAY; index < group ## _SIZE; index++) |
|
#define | ENERGY_SAVE_INPUT |
|
#define | ENERGY_SAVE_INPUT_SIZE 10 |
|