|
| #define | BOARD_PX4FMU |
| |
| #define | BOARD_NAME "Pixhawk PX4 FMU v 4.0" |
| |
| #define | STM32_LSECLK 0 |
| |
| #define | STM32_HSECLK 24000000U |
| |
| #define | STM32_VDD 300U |
| |
| #define | STM32F427xx |
| |
| #define | USART4_TX 0U |
| |
| #define | USART4_RX 1U |
| |
| #define | VOLT_SENS 2U |
| |
| #define | CURRENT_SENS 3U |
| |
| #define | VDD_5V_SENS 4U |
| |
| #define | MPU9250_SCK 5U |
| |
| #define | MPU9250_MISO 6U |
| |
| #define | MPU9250_MOSI 7U |
| |
| #define | _8266_RTS 8U |
| |
| #define | USB_VBUS 9U |
| |
| #define | FRSKY_INV 10U |
| |
| #define | OTG_FS_DM 11U |
| |
| #define | OTG_FS_DP 12U |
| |
| #define | SWDIO 13U |
| |
| #define | SWCLK 14U |
| |
| #define | ALARM 15U |
| |
| #define | _RC_INPUT 0U |
| |
| #define | LED_GREEN 1U |
| |
| #define | BOOT1 2U |
| |
| #define | LED_BLUE 3U |
| |
| #define | _8266_GPIO2 4U |
| |
| #define | VDD_BRICK_VALID 5U |
| |
| #define | USART1_TX 6U |
| |
| #define | USART1_RX 7U |
| |
| #define | I2C1_SCL 8U |
| |
| #define | I2C1_SDA 9U |
| |
| #define | FRAM_SCK 10U |
| |
| #define | LED_RED 11U |
| |
| #define | CAN2_RX 12U |
| |
| #define | CAN2_TX 13U |
| |
| #define | FRAM_MISO 14U |
| |
| #define | FRAM_MOSI 15U |
| |
| #define | VBUS_VALID 0U |
| |
| #define | RSSI_IN 1U |
| |
| #define | MPU9250_CS 2U |
| |
| #define | LED_SAFETY 3U |
| |
| #define | SAFETY_SW_IN 4U |
| |
| #define | VDD_3V3_EN 5U |
| |
| #define | RC_OUTPUT 6U |
| |
| #define | RC_INPUT 7U |
| |
| #define | SDMMC1_D0 8U |
| |
| #define | SDMMC1_D1 9U |
| |
| #define | SDMMC1_D2 10U |
| |
| #define | SDMMC1_D3 11U |
| |
| #define | SDMMC1_CK 12U |
| |
| #define | SBUS_INV 13U |
| |
| #define | _20608_DRDY 14U |
| |
| #define | _20608_CS 15U |
| |
| #define | CAN1_RX 0U |
| |
| #define | CAN1_TX 1U |
| |
| #define | SDMMC1_CMD 2U |
| |
| #define | USART2_CTS 3U |
| |
| #define | USART2_RTS 4U |
| |
| #define | USART2_TX 5U |
| |
| #define | USART2_RX 6U |
| |
| #define | BARO_CS 7U |
| |
| #define | USART3_TX 8U |
| |
| #define | USART3_RX 9U |
| |
| #define | FRAM_CS 10U |
| |
| #define | USART3_CTS 11U |
| |
| #define | USART3_RTS 12U |
| |
| #define | SRV5_TIM4_CH2 13U |
| |
| #define | SRV6_TIM4_CH3 14U |
| |
| #define | MPU9250_DRDY 15U |
| |
| #define | UART8_RX 0U |
| |
| #define | UART8_TX 1U |
| |
| #define | _8266_GPIO0 2U |
| |
| #define | VDD_3V3_SENS_EN 3U |
| |
| #define | SPEKTRUM_POWER 4U |
| |
| #define | _8266_PD 5U |
| |
| #define | _8266_RST 6U |
| |
| #define | UART7_RX 7U |
| |
| #define | UART7_TX 8U |
| |
| #define | SRV4_TIM1_CH1 9U |
| |
| #define | _8266_CTS 10U |
| |
| #define | SRV3_TIM1_CH2 11U |
| |
| #define | HMC5983_DRDY 12U |
| |
| #define | SRV2_TIM1_CH3 13U |
| |
| #define | SRV1_TIM1_CH4 14U |
| |
| #define | HMC_5983 15U |
| |
| #define | PF00 0U |
| |
| #define | PF01 1U |
| |
| #define | PF02 2U |
| |
| #define | PF03 3U |
| |
| #define | PF04 4U |
| |
| #define | PF05 5U |
| |
| #define | PF06 6U |
| |
| #define | PF07 7U |
| |
| #define | PF08 8U |
| |
| #define | PF09 9U |
| |
| #define | PF10 10U |
| |
| #define | PF11 11U |
| |
| #define | PF12 12U |
| |
| #define | PF13 13U |
| |
| #define | PF14 14U |
| |
| #define | PF15 15U |
| |
| #define | PG00 0U |
| |
| #define | PG01 1U |
| |
| #define | PG02 2U |
| |
| #define | PG03 3U |
| |
| #define | PG04 4U |
| |
| #define | PG05 5U |
| |
| #define | PG06 6U |
| |
| #define | PG07 7U |
| |
| #define | PG08 8U |
| |
| #define | PG09 9U |
| |
| #define | PG10 10U |
| |
| #define | PG11 11U |
| |
| #define | PG12 12U |
| |
| #define | PG13 13U |
| |
| #define | PG14 14U |
| |
| #define | PG15 15U |
| |
| #define | OSC_IN 0U |
| |
| #define | OSC_OUT 1U |
| |
| #define | PH02 2U |
| |
| #define | PH03 3U |
| |
| #define | PH04 4U |
| |
| #define | PH05 5U |
| |
| #define | PH06 6U |
| |
| #define | PH07 7U |
| |
| #define | PH08 8U |
| |
| #define | PH09 9U |
| |
| #define | PH10 10U |
| |
| #define | PH11 11U |
| |
| #define | PH12 12U |
| |
| #define | PH13 13U |
| |
| #define | PH14 14U |
| |
| #define | PH15 15U |
| |
| #define | PI00 0U |
| |
| #define | PI01 1U |
| |
| #define | PI02 2U |
| |
| #define | PI03 3U |
| |
| #define | PI04 4U |
| |
| #define | PI05 5U |
| |
| #define | PI06 6U |
| |
| #define | PI07 7U |
| |
| #define | PI08 8U |
| |
| #define | PI09 9U |
| |
| #define | PI10 10U |
| |
| #define | PI11 11U |
| |
| #define | PI12 12U |
| |
| #define | PI13 13U |
| |
| #define | PI14 14U |
| |
| #define | PI15 15U |
| |
| #define | PJ00 0U |
| |
| #define | PJ01 1U |
| |
| #define | PJ02 2U |
| |
| #define | PJ03 3U |
| |
| #define | PJ04 4U |
| |
| #define | PJ05 5U |
| |
| #define | PJ06 6U |
| |
| #define | PJ07 7U |
| |
| #define | PJ08 8U |
| |
| #define | PJ09 9U |
| |
| #define | PJ10 10U |
| |
| #define | PJ11 11U |
| |
| #define | PJ12 12U |
| |
| #define | PJ13 13U |
| |
| #define | PJ14 14U |
| |
| #define | PJ15 15U |
| |
| #define | PK00 0U |
| |
| #define | PK01 1U |
| |
| #define | PK02 2U |
| |
| #define | PK03 3U |
| |
| #define | PK04 4U |
| |
| #define | PK05 5U |
| |
| #define | PK06 6U |
| |
| #define | PK07 7U |
| |
| #define | PK08 8U |
| |
| #define | PK09 9U |
| |
| #define | PK10 10U |
| |
| #define | PK11 11U |
| |
| #define | PK12 12U |
| |
| #define | PK13 13U |
| |
| #define | PK14 14U |
| |
| #define | PK15 15U |
| |
| #define | LINE_USART4_TX PAL_LINE(GPIOA, 0U) |
| |
| #define | LINE_USART4_RX PAL_LINE(GPIOA, 1U) |
| |
| #define | LINE_VOLT_SENS PAL_LINE(GPIOA, 2U) |
| |
| #define | LINE_CURRENT_SENS PAL_LINE(GPIOA, 3U) |
| |
| #define | LINE_VDD_5V_SENS PAL_LINE(GPIOA, 4U) |
| |
| #define | LINE_MPU9250_SCK PAL_LINE(GPIOA, 5U) |
| |
| #define | LINE_MPU9250_MISO PAL_LINE(GPIOA, 6U) |
| |
| #define | LINE_MPU9250_MOSI PAL_LINE(GPIOA, 7U) |
| |
| #define | LINE__8266_RTS PAL_LINE(GPIOA, 8U) |
| |
| #define | LINE_USB_VBUS PAL_LINE(GPIOA, 9U) |
| |
| #define | LINE_FRSKY_INV PAL_LINE(GPIOA, 10U) |
| |
| #define | LINE_OTG_FS_DM PAL_LINE(GPIOA, 11U) |
| |
| #define | LINE_OTG_FS_DP PAL_LINE(GPIOA, 12U) |
| |
| #define | LINE_SWDIO PAL_LINE(GPIOA, 13U) |
| |
| #define | LINE_SWCLK PAL_LINE(GPIOA, 14U) |
| |
| #define | LINE_ALARM PAL_LINE(GPIOA, 15U) |
| |
| #define | LINE__RC_INPUT PAL_LINE(GPIOB, 0U) |
| |
| #define | LINE_LED_GREEN PAL_LINE(GPIOB, 1U) |
| |
| #define | LINE_BOOT1 PAL_LINE(GPIOB, 2U) |
| |
| #define | LINE_LED_BLUE PAL_LINE(GPIOB, 3U) |
| |
| #define | LINE__8266_GPIO2 PAL_LINE(GPIOB, 4U) |
| |
| #define | LINE_VDD_BRICK_VALID PAL_LINE(GPIOB, 5U) |
| |
| #define | LINE_USART1_TX PAL_LINE(GPIOB, 6U) |
| |
| #define | LINE_USART1_RX PAL_LINE(GPIOB, 7U) |
| |
| #define | LINE_I2C1_SCL PAL_LINE(GPIOB, 8U) |
| |
| #define | LINE_I2C1_SDA PAL_LINE(GPIOB, 9U) |
| |
| #define | LINE_FRAM_SCK PAL_LINE(GPIOB, 10U) |
| |
| #define | LINE_LED_RED PAL_LINE(GPIOB, 11U) |
| |
| #define | LINE_CAN2_RX PAL_LINE(GPIOB, 12U) |
| |
| #define | LINE_CAN2_TX PAL_LINE(GPIOB, 13U) |
| |
| #define | LINE_FRAM_MISO PAL_LINE(GPIOB, 14U) |
| |
| #define | LINE_FRAM_MOSI PAL_LINE(GPIOB, 15U) |
| |
| #define | LINE_VBUS_VALID PAL_LINE(GPIOC, 0U) |
| |
| #define | LINE_RSSI_IN PAL_LINE(GPIOC, 1U) |
| |
| #define | LINE_MPU9250_CS PAL_LINE(GPIOC, 2U) |
| |
| #define | LINE_LED_SAFETY PAL_LINE(GPIOC, 3U) |
| |
| #define | LINE_SAFETY_SW_IN PAL_LINE(GPIOC, 4U) |
| |
| #define | LINE_VDD_3V3_EN PAL_LINE(GPIOC, 5U) |
| |
| #define | LINE_RC_OUTPUT PAL_LINE(GPIOC, 6U) |
| |
| #define | LINE_RC_INPUT PAL_LINE(GPIOC, 7U) |
| |
| #define | LINE_SDMMC1_D0 PAL_LINE(GPIOC, 8U) |
| |
| #define | LINE_SDMMC1_D1 PAL_LINE(GPIOC, 9U) |
| |
| #define | LINE_SDMMC1_D2 PAL_LINE(GPIOC, 10U) |
| |
| #define | LINE_SDMMC1_D3 PAL_LINE(GPIOC, 11U) |
| |
| #define | LINE_SDMMC1_CK PAL_LINE(GPIOC, 12U) |
| |
| #define | LINE_SBUS_INV PAL_LINE(GPIOC, 13U) |
| |
| #define | LINE__20608_DRDY PAL_LINE(GPIOC, 14U) |
| |
| #define | LINE__20608_CS PAL_LINE(GPIOC, 15U) |
| |
| #define | LINE_CAN1_RX PAL_LINE(GPIOD, 0U) |
| |
| #define | LINE_CAN1_TX PAL_LINE(GPIOD, 1U) |
| |
| #define | LINE_SDMMC1_CMD PAL_LINE(GPIOD, 2U) |
| |
| #define | LINE_USART2_CTS PAL_LINE(GPIOD, 3U) |
| |
| #define | LINE_USART2_RTS PAL_LINE(GPIOD, 4U) |
| |
| #define | LINE_USART2_TX PAL_LINE(GPIOD, 5U) |
| |
| #define | LINE_USART2_RX PAL_LINE(GPIOD, 6U) |
| |
| #define | LINE_BARO_CS PAL_LINE(GPIOD, 7U) |
| |
| #define | LINE_USART3_TX PAL_LINE(GPIOD, 8U) |
| |
| #define | LINE_USART3_RX PAL_LINE(GPIOD, 9U) |
| |
| #define | LINE_FRAM_CS PAL_LINE(GPIOD, 10U) |
| |
| #define | LINE_USART3_CTS PAL_LINE(GPIOD, 11U) |
| |
| #define | LINE_USART3_RTS PAL_LINE(GPIOD, 12U) |
| |
| #define | LINE_SRV5_TIM4_CH2 PAL_LINE(GPIOD, 13U) |
| |
| #define | LINE_SRV6_TIM4_CH3 PAL_LINE(GPIOD, 14U) |
| |
| #define | LINE_MPU9250_DRDY PAL_LINE(GPIOD, 15U) |
| |
| #define | LINE_UART8_RX PAL_LINE(GPIOE, 0U) |
| |
| #define | LINE_UART8_TX PAL_LINE(GPIOE, 1U) |
| |
| #define | LINE__8266_GPIO0 PAL_LINE(GPIOE, 2U) |
| |
| #define | LINE_VDD_3V3_SENS_EN PAL_LINE(GPIOE, 3U) |
| |
| #define | LINE_SPEKTRUM_POWER PAL_LINE(GPIOE, 4U) |
| |
| #define | LINE__8266_PD PAL_LINE(GPIOE, 5U) |
| |
| #define | LINE__8266_RST PAL_LINE(GPIOE, 6U) |
| |
| #define | LINE_UART7_RX PAL_LINE(GPIOE, 7U) |
| |
| #define | LINE_UART7_TX PAL_LINE(GPIOE, 8U) |
| |
| #define | LINE_SRV4_TIM1_CH1 PAL_LINE(GPIOE, 9U) |
| |
| #define | LINE__8266_CTS PAL_LINE(GPIOE, 10U) |
| |
| #define | LINE_SRV3_TIM1_CH2 PAL_LINE(GPIOE, 11U) |
| |
| #define | LINE_HMC5983_DRDY PAL_LINE(GPIOE, 12U) |
| |
| #define | LINE_SRV2_TIM1_CH3 PAL_LINE(GPIOE, 13U) |
| |
| #define | LINE_SRV1_TIM1_CH4 PAL_LINE(GPIOE, 14U) |
| |
| #define | LINE_HMC_5983 PAL_LINE(GPIOE, 15U) |
| |
| #define | LINE_OSC_IN PAL_LINE(GPIOH, 0U) |
| |
| #define | LINE_OSC_OUT PAL_LINE(GPIOH, 1U) |
| |
| #define | PIN_MODE_INPUT(n) (0U << ((n) * 2U)) |
| |
| #define | PIN_MODE_OUTPUT(n) (1U << ((n) * 2U)) |
| |
| #define | PIN_MODE_ALTERNATE(n) (2U << ((n) * 2U)) |
| |
| #define | PIN_MODE_ANALOG(n) (3U << ((n) * 2U)) |
| |
| #define | PIN_ODR_LEVEL_LOW(n) (0U << (n)) |
| |
| #define | PIN_ODR_LEVEL_HIGH(n) (1U << (n)) |
| |
| #define | PIN_OTYPE_PUSHPULL(n) (0U << (n)) |
| |
| #define | PIN_OTYPE_OPENDRAIN(n) (1U << (n)) |
| |
| #define | PIN_OSPEED_SPEED_VERYLOW(n) (0U << ((n) * 2U)) |
| |
| #define | PIN_OSPEED_SPEED_LOW(n) (1U << ((n) * 2U)) |
| |
| #define | PIN_OSPEED_SPEED_MEDIUM(n) (2U << ((n) * 2U)) |
| |
| #define | PIN_OSPEED_SPEED_HIGH(n) (3U << ((n) * 2U)) |
| |
| #define | PIN_PUPDR_FLOATING(n) (0U << ((n) * 2U)) |
| |
| #define | PIN_PUPDR_PULLUP(n) (1U << ((n) * 2U)) |
| |
| #define | PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2U)) |
| |
| #define | PIN_AFIO_AF(n, v) ((v) << (((n) % 8U) * 4U)) |
| |
| #define | VAL_GPIOA_MODER |
| |
| #define | VAL_GPIOA_OTYPER |
| |
| #define | VAL_GPIOA_OSPEEDR |
| |
| #define | VAL_GPIOA_PUPDR |
| |
| #define | VAL_GPIOA_ODR |
| |
| #define | VAL_GPIOA_AFRL |
| |
| #define | VAL_GPIOA_AFRH |
| |
| #define | VAL_GPIOB_MODER |
| |
| #define | VAL_GPIOB_OTYPER |
| |
| #define | VAL_GPIOB_OSPEEDR |
| |
| #define | VAL_GPIOB_PUPDR |
| |
| #define | VAL_GPIOB_ODR |
| |
| #define | VAL_GPIOB_AFRL |
| |
| #define | VAL_GPIOB_AFRH |
| |
| #define | VAL_GPIOC_MODER |
| |
| #define | VAL_GPIOC_OTYPER |
| |
| #define | VAL_GPIOC_OSPEEDR |
| |
| #define | VAL_GPIOC_PUPDR |
| |
| #define | VAL_GPIOC_ODR |
| |
| #define | VAL_GPIOC_AFRL |
| |
| #define | VAL_GPIOC_AFRH |
| |
| #define | VAL_GPIOD_MODER |
| |
| #define | VAL_GPIOD_OTYPER |
| |
| #define | VAL_GPIOD_OSPEEDR |
| |
| #define | VAL_GPIOD_PUPDR |
| |
| #define | VAL_GPIOD_ODR |
| |
| #define | VAL_GPIOD_AFRL |
| |
| #define | VAL_GPIOD_AFRH |
| |
| #define | VAL_GPIOE_MODER |
| |
| #define | VAL_GPIOE_OTYPER |
| |
| #define | VAL_GPIOE_OSPEEDR |
| |
| #define | VAL_GPIOE_PUPDR |
| |
| #define | VAL_GPIOE_ODR |
| |
| #define | VAL_GPIOE_AFRL |
| |
| #define | VAL_GPIOE_AFRH |
| |
| #define | VAL_GPIOF_MODER |
| |
| #define | VAL_GPIOF_OTYPER |
| |
| #define | VAL_GPIOF_OSPEEDR |
| |
| #define | VAL_GPIOF_PUPDR |
| |
| #define | VAL_GPIOF_ODR |
| |
| #define | VAL_GPIOF_AFRL |
| |
| #define | VAL_GPIOF_AFRH |
| |
| #define | VAL_GPIOG_MODER |
| |
| #define | VAL_GPIOG_OTYPER |
| |
| #define | VAL_GPIOG_OSPEEDR |
| |
| #define | VAL_GPIOG_PUPDR |
| |
| #define | VAL_GPIOG_ODR |
| |
| #define | VAL_GPIOG_AFRL |
| |
| #define | VAL_GPIOG_AFRH |
| |
| #define | VAL_GPIOH_MODER |
| |
| #define | VAL_GPIOH_OTYPER |
| |
| #define | VAL_GPIOH_OSPEEDR |
| |
| #define | VAL_GPIOH_PUPDR |
| |
| #define | VAL_GPIOH_ODR |
| |
| #define | VAL_GPIOH_AFRL |
| |
| #define | VAL_GPIOH_AFRH |
| |
| #define | VAL_GPIOI_MODER |
| |
| #define | VAL_GPIOI_OTYPER |
| |
| #define | VAL_GPIOI_OSPEEDR |
| |
| #define | VAL_GPIOI_PUPDR |
| |
| #define | VAL_GPIOI_ODR |
| |
| #define | VAL_GPIOI_AFRL |
| |
| #define | VAL_GPIOI_AFRH |
| |
| #define | VAL_GPIOJ_MODER |
| |
| #define | VAL_GPIOJ_OTYPER |
| |
| #define | VAL_GPIOJ_OSPEEDR |
| |
| #define | VAL_GPIOJ_PUPDR |
| |
| #define | VAL_GPIOJ_ODR |
| |
| #define | VAL_GPIOJ_AFRL |
| |
| #define | VAL_GPIOJ_AFRH |
| |
| #define | VAL_GPIOK_MODER |
| |
| #define | VAL_GPIOK_OTYPER |
| |
| #define | VAL_GPIOK_OSPEEDR |
| |
| #define | VAL_GPIOK_PUPDR |
| |
| #define | VAL_GPIOK_ODR |
| |
| #define | VAL_GPIOK_AFRL |
| |
| #define | VAL_GPIOK_AFRH |
| |
| #define | AF_USART4_TX 8U |
| |
| #define | AF_LINE_USART4_TX 8U |
| |
| #define | AF_USART4_RX 8U |
| |
| #define | AF_LINE_USART4_RX 8U |
| |
| #define | AF_MPU9250_SCK 5U |
| |
| #define | AF_LINE_MPU9250_SCK 5U |
| |
| #define | AF_MPU9250_MISO 5U |
| |
| #define | AF_LINE_MPU9250_MISO 5U |
| |
| #define | AF_MPU9250_MOSI 5U |
| |
| #define | AF_LINE_MPU9250_MOSI 5U |
| |
| #define | AF_OTG_FS_DM 10U |
| |
| #define | AF_LINE_OTG_FS_DM 10U |
| |
| #define | AF_OTG_FS_DP 10U |
| |
| #define | AF_LINE_OTG_FS_DP 10U |
| |
| #define | AF_SWDIO 0U |
| |
| #define | AF_LINE_SWDIO 0U |
| |
| #define | AF_SWCLK 0U |
| |
| #define | AF_LINE_SWCLK 0U |
| |
| #define | AF_USART1_TX 7U |
| |
| #define | AF_LINE_USART1_TX 7U |
| |
| #define | AF_USART1_RX 7U |
| |
| #define | AF_LINE_USART1_RX 7U |
| |
| #define | AF_I2C1_SCL 4U |
| |
| #define | AF_LINE_I2C1_SCL 4U |
| |
| #define | AF_I2C1_SDA 4U |
| |
| #define | AF_LINE_I2C1_SDA 4U |
| |
| #define | AF_FRAM_SCK 5U |
| |
| #define | AF_LINE_FRAM_SCK 5U |
| |
| #define | AF_CAN2_RX 9U |
| |
| #define | AF_LINE_CAN2_RX 9U |
| |
| #define | AF_CAN2_TX 9U |
| |
| #define | AF_LINE_CAN2_TX 9U |
| |
| #define | AF_FRAM_MISO 5U |
| |
| #define | AF_LINE_FRAM_MISO 5U |
| |
| #define | AF_FRAM_MOSI 5U |
| |
| #define | AF_LINE_FRAM_MOSI 5U |
| |
| #define | AF_RC_INPUT 8U |
| |
| #define | AF_LINE_RC_INPUT 8U |
| |
| #define | AF_SDMMC1_D0 12U |
| |
| #define | AF_LINE_SDMMC1_D0 12U |
| |
| #define | AF_SDMMC1_D1 12U |
| |
| #define | AF_LINE_SDMMC1_D1 12U |
| |
| #define | AF_SDMMC1_D2 12U |
| |
| #define | AF_LINE_SDMMC1_D2 12U |
| |
| #define | AF_SDMMC1_D3 12U |
| |
| #define | AF_LINE_SDMMC1_D3 12U |
| |
| #define | AF_SDMMC1_CK 12U |
| |
| #define | AF_LINE_SDMMC1_CK 12U |
| |
| #define | AF_CAN1_RX 9U |
| |
| #define | AF_LINE_CAN1_RX 9U |
| |
| #define | AF_CAN1_TX 9U |
| |
| #define | AF_LINE_CAN1_TX 9U |
| |
| #define | AF_SDMMC1_CMD 12U |
| |
| #define | AF_LINE_SDMMC1_CMD 12U |
| |
| #define | AF_USART2_TX 7U |
| |
| #define | AF_LINE_USART2_TX 7U |
| |
| #define | AF_USART2_RX 7U |
| |
| #define | AF_LINE_USART2_RX 7U |
| |
| #define | AF_USART3_TX 7U |
| |
| #define | AF_LINE_USART3_TX 7U |
| |
| #define | AF_USART3_RX 7U |
| |
| #define | AF_LINE_USART3_RX 7U |
| |
| #define | AF_UART8_RX 8U |
| |
| #define | AF_LINE_UART8_RX 8U |
| |
| #define | AF_UART8_TX 8U |
| |
| #define | AF_LINE_UART8_TX 8U |
| |
| #define | AF_UART7_RX 8U |
| |
| #define | AF_LINE_UART7_RX 8U |
| |
| #define | AF_UART7_TX 8U |
| |
| #define | AF_LINE_UART7_TX 8U |
| |
| #define | AF_OSC_IN 0U |
| |
| #define | AF_LINE_OSC_IN 0U |
| |
| #define | AF_OSC_OUT 0U |
| |
| #define | AF_LINE_OSC_OUT 0U |
| |
This graph shows which files directly or indirectly include this file:
1.8.8 
